

4/1/RTS

09/806054 072201

09/806054

JC08 Rec'd PCT/PTO 27 MAR 2001

## SPECIFICATION

### PLL CIRCUIT

#### Technical Field

The present invention relates to a PLL circuit which generates and outputs a frequency signal which has a predetermined relationship with a reference frequency signal, and in particular, to a PLL circuit which enacts countermeasures in cases in which PLL operation stops.

#### Background Technology

As illustrated in Fig. 7, in a PLL circuit, phases of a reference signal  $f_r$  and a comparison signal  $f_c$  are compared at a phase comparator 101 which is formed by an exclusive OR circuit or the like. The signal of the results of comparison is smoothed at a loop filter 102 to become a control voltage  $V_c$ . The frequency oscillated by a voltage control oscillator (VCO) 103 is controlled by this control voltage  $V_c$ , and the frequency signal  $f_{ck}$  obtained thereat is the output frequency signal. This output frequency signal  $f_{ck}$  is inputted to a frequency divider 104, and there, the frequency is made to be  $1/N$  and the resulting signal is inputted as the comparison signal  $f_c$  to the phase comparator 101.

At the PLL circuit, the entire circuit is operated such that, given that the frequency of the reference signal  $f_r$  is  $f_r$ , the frequency of the comparison signal  $f_c$  is  $f_c$ , and the frequency of the oscillation frequency signal  $f_{ck}$  is  $f_{ck}$ , in a

synchronized state, the relational formulas

$$f_r \cong f_c, f_c = f_{ck}/N$$

are satisfied, such that the comparison signal  $f_c$  always follows the reference signal  $f_r$ .

When an analog image signal is digitally processed, a PLL circuit such as that described above is used in order to generate a sampling clock. The frequency of the sampling clock extends over a wide range of from 10MHz to 100MHz or more depending on the type of image signal.

Therefore, there are cases in which it is demanded of the voltage control oscillator 103 that the maximum/minimum frequency ratio of the oscillation frequency thereof is two times or more, and that the oscillation frequency is greater than or equal to 200MHz. A voltage control oscillator of a wide frequency range that can cover such cases is used.

However, in a PLL circuit having a voltage control oscillator of such a wide frequency range, when the oscillation frequency is higher than needed, the circuit of a portion which forms the PLL circuit may not be able to follow, and PLL operation may stop. Such a situation occurs, for example, when the reference signal  $f_r$  changes suddenly (the input signal becomes on/off, or the like) and the oscillation frequency varies greatly until a synchronized stable state is reached, or when the frequency of the reference signal  $f_r$  is increased greatly and the oscillation frequency is increased, and the like.

In such cases, the frequency dividing operation of the frequency dividing circuit 104 is not able to follow, and the

output signal, i.e., the comparison signal  $f_c$ , disappears. Thus, the phase comparator 101 judges that the oscillation frequency of the voltage control oscillator 103 has fallen, operates such that the oscillation frequency is increased, and boosts the control voltage  $V_c$  to the maximum oscillation frequency. When such a state arises, even if this state is temporary, it is impossible for operation to return to normal by itself.

Therefore, conventionally, in order to have the oscillation frequency  $f_{ck}$  of the voltage control oscillator 103 not exceed the operating limit frequencies of the other circuits forming the PLL circuit, a voltage limiting circuit 105 such as that illustrated in Fig. 8 was inserted between the voltage control oscillator 103 and the loop filter 102, so as to provide an upper limit for the control voltage  $V_c$ .

In the voltage limiting circuit 105 of Fig. 8, the maximum value of the control voltage  $V_c$  is limited by a voltage-regulator diode  $ZD$ , and, as illustrated in Fig. 9, the oscillation frequency of the voltage control oscillator 103 is limited to  $f_d$  which is sufficiently lower than the maximum value  $f_{max}$ . As a result, the frequency  $f_{ck}$ , which oscillates at the voltage control oscillator 103, is in the range from the minimum frequency  $f_{min}$  to the upper limit frequency  $f_d$ , and the above-described problem can be avoided.

However, in a method in which the control voltage  $V_c$  inputted to the voltage control oscillator 103 is directly limited by the voltage limiting circuit 105 in this way, there were the problems that the dispersion in the characteristics

of the voltage-regulator diode ZD which is the limiting element of the voltage limiting circuit 105, and the dispersion in the oscillation frequency  $f_{ck}$  at the voltage control oscillator 103 with respect to the control voltage  $V_c$ , had to be newly corrected, and further, that the oscillation frequency of the PLL circuit had to be limited with sufficient margin from the operation frequency (target frequency) of the PLL circuit.

Therefore, an object of the present invention is to provide a PLL circuit which can easily return to normal, even if the voltage control oscillator oscillates abnormally and PLL operation stops.

#### DISCLOSURE OF THE INVENTION

In the present invention, a PLL circuit in which a phase comparator, a loop filter, a voltage control oscillator and a frequency divider are successively loop-connected, comprises: operation stoppage detecting means for detecting that PLL operation has stopped; and control means for, when said operation stoppage detecting means detects stoppage of operation, controlling the voltage control oscillator such that an oscillation frequency of the voltage control oscillator is low. In this way, when the oscillation frequency of the voltage control oscillator exceeds a predetermined value and the PLL circuit stops operating, operation can quickly be returned to normal by a simple structure.

#### BRIEF DESCRIPTION OF THE DRAWINGS



control voltage  $V_c$ , 4 is a frequency divider which frequency-divides the frequency of an inputted signal into  $1/N$ , and 5 is a comparison signal presence/absence detector (operation stoppage detecting means) which detects the presence/absence of the comparison signal  $f_c$ .

In this way, in the present embodiment, the comparison signal presence/absence detector 5 is connected to the output side of the frequency divider 4. When it is detected there that there is no comparison signal  $f_c$ , the signal outputted from the phase comparator 1 is a signal which controls the oscillation frequency  $f_{ck}$  of the voltage control oscillator 3 to a low frequency.

Fig. 2 is a block diagram which illustrates the internal structure of the comparison signal presence/absence detector 5. 51, 52 are DFF circuits, and 53, 54 are inverters. Here, a high level signal is inputted to the D terminal of the DFF circuit 51, and a test signal  $f_t$  generated independently (and having a frequency less than or equal to  $1/2$  of the comparison signal  $f_c$  and a duty ratio of 50%) is inputted to the CK terminal of the DFF circuit 51. The comparison signal  $f_c$  is inputted to the R (reset) terminal of the DFF circuit 51 via the inverter 54. Further, in the DFF circuit 52, a signal from the Q1 terminal of the DFF circuit 51 is inputted to the D terminal of the DFF circuit 52, and the test signal  $f_t$  is inverted at the inverter 53 and inputted to the CK terminal of the DFF circuit 52.

Fig. 3 is a timing chart of operation of the comparison signal presence/absence detector 5. Each time the test signal

ft rises, the Q1 terminal of the DFF circuit 51 senses a high level of the D terminal and becomes a high level. When the comparison signal fc rises, the Q1 terminal of the DFF circuit 51 is reset and becomes a low level. The DFF circuit 52 outputs, to the Q2 terminal, data of the D terminal at the time the electric potential of the CK terminal rises.

Therefore, when the comparison signal fc changes from  $H \rightarrow L \rightarrow H \rightarrow \dots$  at a predetermined period, even if the Q1 terminal of the DFF circuit 51 becomes a high level at the rise of the test signal ft, thereafter, the Q1 terminal of the DFF circuit 51 is reset at the rise of the comparison signal fc. Thus, thereafter, even if the test signal ft falls, the Q2 terminal of the DFF circuit 52 does not become a high level.

However, when there is no comparison signal fc, in other words, when the comparison signal fc does not change to a high level, the DFF circuit 51 is not reset. When the test signal ft falls, the DFF circuit 52 senses the high level signal of the Q1 terminal and outputs it as a high level signal to the Q2 terminal, and thereafter continues this operation. Note that, thereafter, when the comparison signal fc starts to change again, the Q2 terminal of the DFF circuit 52 returns to a low level.

Fig. 4 is a block diagram which illustrates the internal structure of the phase comparator 1 which is controlled by the signal detected at the comparison signal presence/absence detector 5. 11 is a phase comparing portion which is formed by an exclusive OR gate or the like, 12 is a three state buffer, 13 is an OR gate, and 14 is a switch circuit. The three state

buffer 12, the OR gate 13 and the switch circuit 14 form a control means. When the phase of the comparison signal  $f_c$  is ahead of that of the reference signal  $f_r$ , the phase comparing portion 11 makes an output terminal 11a a low level. Conversely, when the phase of the comparison signal  $f_c$  is later than that of the reference signal  $f_r$ , the phase comparing portion 11 makes the output terminal 11a a high level. The level is indefinite at times other than the times of phase comparison. Moreover, when there is a phase difference between the comparison signal  $f_c$  and the reference signal  $f_r$ , a control terminal 11b of the phase comparing portion 11 is a high level, and at other times, is a low level.

Here, the OR gate 13 takes the logical sum of a control signal outputted from the control terminal 11b of the phase comparing portion 11 and a detection signal  $V_a$  detected at the comparison signal presence/absence detector 5, and sends the logical sum to the control terminal of the buffer 12. Further, a signal of the output terminal 11a of the phase comparing portion 11 is inputted to the input side of the buffer 12 via the switch circuit 14. Moreover, the switch circuit 14 switches to the ground side (low level) when the detection signal  $V_a$  becomes a high level.

Therefore, when the detection signal  $V_a$  of the comparison signal presence/absence detector 5 is a signal-exists signal, in other words, when the detection signal  $V_a$  is low level, the buffer 12 is controlled according to the signal of the control terminal 11b of the phase comparing portion 11. Namely, during



the time in which there is a phase offset between the comparison signal  $f_c$  and the reference signal  $f_r$ , the control terminal 11b is high level. Therefore, the buffer 12 is ON such that a signal can pass between the input and the output, and the signal of the output terminal 11a of the phase comparing portion 11 is outputted as it is via the switch circuit 14, and normal operation is carried out. When there is no phase offset (at times of PLL lock), the signal of the control terminal 11b is at a low level, and the output of the buffer 12 is high impedance. Due to the signal held at the loop filter 2 which is downstream of the phase comparator 1, thereafter, the voltage control oscillator 3 oscillates a constant frequency signal.

On the other hand, when the detection signal  $V_a$  of the comparison signal presence/absence detector 5 is a signal-does-not-exist signal, in other words, when the detection signal  $V_a$  is high level, the output of the switch circuit 14 is low level, and the buffer 12 turns ON such that a signal can pass between the input and the output. Therefore, the low level signal outputted from the switch circuit 14 is outputted as it is. Accordingly, the low level signal is inputted to the loop filter 2, and the control voltage  $V_c$  which is inputted to the voltage control oscillator 4 is low level, and the frequency oscillated thereat is low.

Fig. 5 is a diagram which illustrates an operation characteristic of the voltage control oscillator 3.  $f_0$  is a target frequency of the frequency signal  $f_{ck}$ ,  $f_{max}$  is an oscillation upper limit frequency,  $f_{min}$  is a oscillation lower

limit frequency, and  $f_{limit}$  is an input frequency which is an operating limit of the frequency divider 4. When the oscillation frequency  $f_{ck}$  is greater than the operating limit frequency  $f_{limit}$ , the comparison signal  $f_c$  disappears. Thus, as described above, the output signal of the phase comparator 1 is controlled to a low level, and the oscillation frequency of the voltage control oscillator 3 is controlled to a low frequency. In this way, when the oscillation frequency  $f_{ck}$  decreases and becomes less than the operating limit frequency  $f_{limit}$ , the frequency divider 4 starts to operate again, and the PLL circuit returns to original operation, and the oscillation frequency  $f_{ck}$  settles to the target frequency  $f_o$ .

In this way, in the present embodiment, even if the voltage control oscillator 3 oscillates abnormally and operation of the frequency divider 4 stops, this is sensed, and the voltage control oscillator 3 is controlled in the direction in which its oscillation frequency falls. Therefore, operation immediately returns to normal.

Fig. 6 is a block diagram which illustrates the structure of a PLL circuit of another embodiment. Here, a switch circuit 6 is connected between the frequency divider 4 and the phase comparator 1. At normal times, the switch circuit 6 is controlled such that the frequency divider 4 and the phase comparator 1 are connected to each other by the switch circuit 6. When it is detected at the comparison signal presence/absence detector 5 that there is no comparison signal, the switch circuit 6 is controlled so that a dummy pulse is inputted from

*[The page contains musical notation for two staves.]*

Note that in the above-described embodiments, the output signal of the phase comparator 1 is forcibly made to be a special signal (low level signal) by the detection signal Va of the comparison signal presence/absence detector 5, or a special dummy pulse is inputted as the comparison signal to the phase comparator 1. However, the above-described embodiments are not limited to the same. For example, the control voltage Vc of the voltage control oscillator 3 may be controlled directly by the detection signal Va of the comparison signal presence/absence detector 5 such that the oscillation frequency of the voltage control oscillator 3 is controlled to a specific low frequency. No special accuracy is demanded of this specific low frequency at this time.

Sub  
At  
Cht

SAFELY

From the above, in accordance with the present invention, there is the advantage that, when an oscillation frequency of a voltage control oscillator exceeds a predetermined value and a PLL circuit stops operating, operation can return to normal quickly with a simple structure. The present invention is suitable for generation of a sampling clock of a wide range which is used when digitally processing analog image signals, and for the like.